Abstract-In this paper, we proposed a Parallel-Layered Belief-Propagation (PLBP) algorithm first, which makes a breakthrough in utilizing the layered decoding algorithm on the "non-layered" quasi-cyclic (QC) LDPC codes, whose column weights are higher than one within layers. Our proposed PLBP algorithm not only achieves a better error performance, but also requires almost 50% less iterations, compared with the original flooding algorithm. Then we propose a low-power partial parallel decoder architecture based on the PLBP algorithm. The PLBP decoder architecture requires less area and energy efficiency than other existing decoders. As a case study, a multi-rate 9216-bit LDPC decoder is implemented in SMIC 0.13 m 1P6M CMOS technology. The decoder dissipates an average power of 87mW with 10 iterations at a clock frequency of 83.3 MHz. The chip core size is 7.59 mm 2 , and the die area occupies 10.82 mm 2 .
I. INTRODUCTION
Low-density parity-check (LDPC) codes, are a kind of linear block codes, which were first introduced by Gallager in 1962 [1] , and were rediscovered by MacKay [2] in 1996. With the improving technology, LDPC codes and their efficient implementations have been receiving a lot of attention due to their excellent error-correcting performance closing to the Shannon limit. Hence, LDPC codes have been widely employed in most wireless communication systems, such as IEEE 802.11n [3] , 802.16e [4] , DVB-S2 [5] and Chinese Mobile Multimedia Broadcasting(CMMB) [3] standard.
With the inherent parallelism in the decoding process, various decoder architectures (fully parallel [7] , partially parallel [8] , and completely sequentially [9] ) have been proposed. Taking both throughput and hardware cost into consideration, the partially parallel method is the best choice for most applications. Recently, a growing attention has been given to different schedules of the elaborations of the Belief Propagation (BP) algorithm to speed up the decoder convergence with a smaller number of iterations. So far, there are two main decoding algorithms for the LDPC codes. The original flooding (or TPMP [10] ) algorithm updates all the check-to-variable (CTV) messages first, then all the variable-to-check (VTC) messages in any iteration. Therefore, the estimation of all the variable nodes are updated only once with all the neighboring check-to-variable in one iteration. On the other hand, the layered algorithm [11] breaks up one iteration into several sub-iterations, called "layers". The CTV and VTC messages will be updated first in one layer, then the latest messages are used in the next layer, and so on, layer by layer. With more updated estimates, the layered schedule achieves faster convergent rate, and better error performance. However, the rows of parity check matrix can be grouped as a layer should have the feature that the layer column weight is one at most. So we can refer to the codes like these as "layered" codes, in opposition to "non-layered" codes, whose column weights are higher than one within layers.
As the original layered decoding algorithm can cause conflicts when used on the "non-layered" LDPC codes straightforwardly, two different strategies are proposed in [12] . But both the strategies are the approximations of the original layered algorithm and only work well with a small number of the overlapped blocks. When the number increases, the error performance can get worse and more iterations are required for convergence. Another solution based on the computation of an extra variation is presented in [13] . Such computation allows concurrent updates but requires more memory access or faster clock frequency. Instead of improving the message updating formulas, [14] proposed a reordering mechanism for the parity check matrix to reduce the number of conflicts. However, this approach lowers the level of parallelism and still can not achieve the same error performances as the original layered algorithm.
In this paper, we proposed a parallel-layered belief-propagation (PLBP) algorithm. The algorithm avoids the conflicts carefully by building direct paths among different layers for every code bit, when all the layers are processed in a parallel way. With such paths, every variable is able to be updated layer by layer. As a result, the PLBP algorithm can get the same error performance and the same convergent rate as the original layered algorithm, no matter how many conflicts appears. Moreover, a low-power PLBP architecture is proposed and implemented for 9216-bit LDPC codes in CMMB system as an example using 0.13 m CMOS technology.
The remainder of this paper is organized as follow. In Section II, we introduce the two popular decoding algorithms, and the "non-layered" QC-LDPC codes. The proposed PLBP algorithm and its architecture are demonstrated in Section III and Section IV, respectively. The chip implementation is shown in Section V and the conclusions are presented in Section VI.
II. LOW-DENSITY PARITY-CHECK (LDPC) CODES
The decoding of the LDPC codes is an iterating process to refine the Log-Likelihood Ratio (LLR) of the received bits in the codeword, defined as (1), with x and y are the original codeword and its observation respectively. When decoding, the LLRs are propagated and updated between the variable nodes and the check nodes in the Tanner graph [13] , until all the check equations are satisfied.
A. Flooding decoding schedule
Flooding decoding algorithm is the most common message-propagating algorithm. In each iteration, the updating floods from one side of the Tanner graph (check nodes) to the other side (variable nodes). As a result, each variable node is updated only once, based on the message from all the check nodes connected to it.
At the k-th iteration, let ) (k r mn and ) (k q nm denote the message from check node m to variable node n and the message from variable node n to check node m, respectively. Assume N(m) is the set of variable nodes connecting to the check node m and M(n) is the set of check nodes connecting to the variable node n in the Tanner graph. One iteration is composed of two successive steps as follow.
Check node updating is the process to update ) (k r mn separately on signs and magnitudes:
where 1 1 log
( 4 ) There are several low-complexity approximations of (4). In this paper, we use the Normalized Min-Sum algorithm with a normalized factor of 0.8 [16] . 
B. Layered decoding schedule
One disadvantage of the Flooding schedule is their slow convergence. To improve the convergence, the layered and shuffled decoding schedules are introduced, which splits parity check matrix horizontally or vertically into several sub matrices, called layers. Therefore, one iteration is broken up into the sequentially sub-iterations of these layers. With more than once updating of the variable nodes, both the layered and shuffled decoding schedules require up to 50% fewer iterations to converge and achieve better error performance than the original flooding schedule. As the horizontal layered decoding is more suitable for the implementation of the check nodes unit, it is more popular for practical implementations.
denote soft output of variable node n at the p-th sub-iteration of the k-th iteration. As the check nodes updating is followed by the variable nodes updating in every sub-iteration,
is updated in every step by (8) and the value at the last step (the pmax-th step) represents the soft output of the k-th iteration.
And the hard decision k X n can be made as follow:
C. Non-layered LDPC codes Non-layered LDPC codes are a special kind of QC LDPC codes, whose elements in the base parity check matrices can be expanded as several p p cyclic-shifted identity matrices overlapped with each other. This is the case of the codes used in CMMB system, as show in Fig.1 (a) and (b) , and all the overlapped blocks are marked with circles. Such overlapping can give rise to the decoding conflicts, when the layered algorithm and the partial parallel architecture are both employed.
To figure out the conflict, let C1 and C2 denote the overlapped blocks. As mentioned in section II, the essential reason that the layered algorithm has a faster convergence is that the latest message is used by the next layer when decoding layer by layer in a single iteration. As the partial parallel architecture updates all the check nodes and variable nodes within a layer in a parallel way, C1 and C2 have to be processed at the same time and neither of them is able to benefit from the latest updated messages of each other. So such LDPC codes which do not allow the straightforward implementation of the original layered decoding, are referred to as "non-layered" codes. The most popular "non-layered" LDPC codes are the ones used in DVB-S2 system and CMMB system. In this section, we propose a parallel-layered belief-propagation (PLBP) algorithm for the non-layered LDPC codes. The decoding of this algorithm is quite different from the original layered algorithm, for it uses parallel updating among all the layers and serial updating within each layer. With such a decoding schedule, a variable node in different layers is updated at different time, which means that the message is able to be updated layer by layer. As a result, the PLBP algorithm can be employed by the "non-layered" LDPC codes, so as to improve their error performance and convergence speed just like the original layered decoding algorithm.
A. The PLBP algorithm
Let us take the LDPC codes for CMMB systems as an example to explain the detail of the PLBP algorithm. Fig.  2 illustrates message passing routes in the PLBP algorithm using the 33rd column of the parity check matrix in Fig. 1 (a) . We denote the overlapped sub-matrices as Layer 4a and Layer 4b respectively. As the updating is processed sequentially within a layer, one iteration is broken up into 256 steps. The operation sequence of these three layers is described as following: 1) At step 0, all the layers update from the first row (Row 0). Column 0 in Layer 4a, Column 138 in Layer 4b and Column 216 in Layer 7 process the updating at the same time, according to (5), (6) and (8) , as shown in Fig. 2(a) . 2) At step 40, all the three layers are processed at Row 40, corresponding to Column 40 (in Layer 4a), Column 178 (in Layer 4b), Column 0 (in Layer 7).
As Column 0 has already been updated in Layer 4a at the step 0, Layer 7 can use the latest message from Layer 4a, as shown in Fig. 2(b) . 3) At step 78, all the three layers are processed at Row 78, Column 78 (in Layer 4a), Column 216 (in Layer 4b) and Column 38 (in Layer 7). Layer 4b can use the latest message of Column 216 from Layer 7 which has already been updated at step 0, as shown in Fig. 2(c) . 4) At step 118, all the three layers are processed at Row 118, corresponding to Column 118 (in Layer 4a), Column 0 (in Layer 4b), Column 78 (in Layer 7). As Column 0 has already been updated in Layer 4a then in Layer 7, Layer 4b can get the latest message from Layer 7. So far, Column 0 has completed its iteration with three updating (Layer 4a Layer 7 Layer 4b), and stored the hard decisions in Layer 4b, as shown in Fig. 2(d) . 5) As the steps go on, Column 216 and Column 138 also are able to get their latest messages from other layers, which have been updated at the earlier steps, as shown in Fig. 2 (e)~(g). 6) At step 255, all the columns have finished their three layered-updating, but the updating sequences are different. Since the latest messages of all the columns are in different layers, as shown in Fig.2(h) , the hard decisions of these columns in this iteration are distributed in different layers. Such distribution of the 33 rd block column is shown is Table I . The key point in the PLBP algorithm is that each variable node is updated in different layers at different time. Such differences make it possible to exchange the messages among different layers. However, there are several sub-matrices in the same block columns with the same shifting factors, which implies that all the three layers of one variable node are updated at the same time.
To solve the problem, we can start the iteration with different rows for different layers, which is equivalent to Check nodes Figure 2 .
The decoding schedule of the 33th block column adding an offset to the shifting factor of each layer, as show in Fig. 3(a) and (b). The offset values are carefully selected, so that the difference of the modified shifting factors between any two layers is at least four.
B. Simulation result
Both the flooding and PLBP algorithms are simulated using the codes in Fig. 1 , with 6-bit quantized LLRs in BPSK modulation mode over AWGN channel. The check nodes updating algorithm is the "Normalized Min-Sum" for both algorithms.
The BER performance comparison is plotted in Fig. 4 (a) and (c) for 3/4-rate code and 1/2-rate code, respectively. The maximum iteration number is set to 5, The average numbers of iterations required to converge using both algorithms are plotted in Fig. 4(b) and (d). As shown, the PLBP algorithm requires significantly less iterations to converge. Where in some cases it requires close to half the number of iterations to converge compared with the flooding algorithm. Hence, the decoder power consumption can be reduced when the PLBP algorithm achieves the same performance as the flooding algorithm.
IV. THE PROPOSED ARCHITECTURE
The overall architecture of the PLBP decoder for the LDPC codes in CMMB system is shown in Fig. 5 . It mainly contains two edge node processor clusters. The first one is the variable node units (VNUs), which generate the sum of extrinsic messages for the neighboring check nodes, and the second one is check node units (CNUs) which check the hard decision and generate the check message for the VNUs. There are 36 VNUs and 18 CNUs in total. In each VNU, there are one block of Inmem memory and 3 blocks of Exmem memory. The 256 6 single-port Inmem block is used to store the intrinsic message from the channel, while the 256 6 dual-port Exmem blocks are used to store the extrinsic message from the CNUs. Each memory block associated with an address generator (AG) to provide reading and writing address. In particular, the code bits of the CMMB system are not transmitted in its natural order as encoded [3] , therefore, a ROM to reorder the output bits is needed at the receiver, as shown in Fig. 5 .
A. The VNU block
The VNU architecture is shown in Fig. 6(a) . Each Exmem blocks storage the extrinsic messages for one of the three layers in the same block column. In this architecture, it takes two clock cycles to complete one step mentioned in Section III. At each step, every Exmem block reads out two extrinsic messages for the other two layers, and writes in one new updated message for its own layer from the corresponding check nodes, on the other hand, the Inmem block composed of two 128 6 single-port memory, processes three reading operations providing an intrinsic messages for each layer. The three AG generate three different addresses for the three layers and control the reading/writing operations for the memory blocks, as shown in Fig. 6(b) . The address for the memories at step p can be calculated as Fig. 6(a) .
B. The CNU block
To perform the check node updating in Min-Sum Algorithm, we should search for the minimum and second minimum among the receive data. As demonstrated in Fig. 7(a) , the 3-input comparison unit (Comp3) can be built by the 2-input comparison unit (Comp2). Base on the construction of Comp3 and Comp2, the design of 6-input comparison unit (Comp6) and 12-input comparison unit (Com12) can be realized in hierarchal method [17] , as shown in Fig. 7(b) and Fig.  7(c) . It takes 3 clock cycles for 1/2-rate codes and 4 clock cycles for 3/4-rate codes to complete the CNU computation. As shown in Fig. 3 , the difference of the shifting factor among different layers in a same block column is more than 4, so that the messages for the next layer have already been prepared in the Exmem block.
V. IMPLEMENTATION RESULTS
In order to evaluate the performance of the proposed PLBP architecture, we implement the multi-rate LDPC decoder for CMMB system in SMIC 0.13 m 1P6M CMOS technology.
The storage elements are implemented by 144 memory banks, which consist of 36 single-port and 108 dual-port rams. Each of the memory bank has 256 entries, which one entry consists of 6-bit data. To reduce the routing complexity, we use the checkboard [17] layout scheme to as shown in Fig. 8 , where "+" represents the dual-port memory, "-" represents the single-port memory and "O" represents the ROM, which is used to storage the reordering index list as mentioned in Section IV.
In order to compare with other state of art, the normalized area and power are derived as follows: Table II shows the decoder implementation results compared with other existing QC-LDPC decoders. Note that the proposed LDPC decoder is much smaller than the other research works in normalized area. Moreover, the normalized power and Energy Efficiency are also smaller than other partial parallel decoder chips. In other words, the propose decoder with superior characteristics of low area cost and low power dissipation is quite suitable for the wireless communication systems, especially CMMB and DVB system.
VI. CONCLUSION
As layered algorithm cannot be used in the decoding of the "non-layered" LDPC codes, we proposed a parallel-layered belief-propagation (PLBP) algorithm and its partial parallel architecture in this paper. The PLBP algorithm establishes a path for messages propagating among different layers, which makes every code bit updated layer by layer without any loss in error performance and convergence speed, compared with the original layered algorithm. Additionally, the proposed PLBP architecture is implemented for the codes in CMMB system as a study case, using SMIC 0.13 m 1P6M CMOS technology. The die area is only 10.82mm 2 and the power consumption is 87mW at 83.3MHz, which are both smaller than the other designs in the normalized way. In summary, the proposed PLBP algorithm and the corresponding architecture are very suitable for low-power communication systems employing the "non-layered" QC LDPC codes.
